

AUG 4, 2006 5:55PM

866 741 0075

NO. 7904 P. 1/4

**Nixon Peabody LLP**  
Attorneys at Law

Suite 900  
401 9th Street, N.W.  
Washington, D.C. 20004-2128  
(202) 585-8000

Fax: (202) 585-8080

**PRIVILEGE AND CONFIDENTIALITY NOTICE**

The information in this fax is intended for the named recipients only. It contains privileged and confidential matter. If you have received this fax in error, please notify us immediately by a collect telephone call to (202) 585-8000 and return the original to the sender by mail. We will reimburse you for postage. Do not disclose the contents to anyone. Thank you.

**FAX**

**Date:** August 4, 2006 **Pages (including cover):** 4  
**To:** Issue/Publication Fee Branch **Fax:** 571-273-2885 **Ph:**  
**From:** Jeffrey L. Costellia, Reg. No. 35,483 **Docket No.** 740756-2063  
**Message:** The following documents are being presented for facsimile filing in the United States Patent and Trademark Office:

1. Notice of Allowance and Issue Fee Transmittal – Part B (PTOL-85)
2. Correction of Prior Filed Information Disclosure Statement
3. Comments on Statement of Reasons for Allowance
4. Permission to charge the **Deposit Account No. 19-2380** in the amount of **\$135.00** representing \$120.00 for Issue Fee and \$15.00 for Advance Order of 5 Patent Copies.

In re Patent Application of  
Inventor(s): Shunpei YAMAZAKI et al.  
Application No. 09/436,984  
Filed: November 9, 1999  
For: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF  
Due Date: August 4, 2006  
Docket Number: 740756-2063

JLC/plp

**CERTIFICATE OF FACSIMILE TRANSMISSION [37 CFR 1.8(a)]**

I hereby certify that this correspondence is being facsimile transmitted to the USPTO at 571-273-2885, on **August 4, 2006**

Signature:

Name:

*Michelle Duvall*  
Michelle Duvall



AUG. 4. 2006 5:56PM

866 741 0075

NO. 7904 P. 4/4

Docket No. 740756-2063

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

|                               |                                |
|-------------------------------|--------------------------------|
| In re Patent Application of:  | ) Confirmation No.: 7375       |
| Shunpei YAMAZAKI et al.       | )                              |
| Application No. 09/436,984    | ) Examiner: William D. Coleman |
| Filed: November 9, 1999       | ) Group Art Unit: 2823         |
| For: SEMICONDUCTOR DEVICE AND | )                              |
| MANUFACTURING METHOD          | ) Date: August 4, 2006         |
| THEREOF                       | )                              |

**COMMENTS ON STATEMENTS OF REASONS FOR ALLOWANCE**

**MAIL STOP ISSUE FEE**


Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Applicants respectfully request consideration of the following comments on the Statement of Reasons for Allowance provided by the Examiner in the Notice of Allowability mailed May 4, 2006. Specifically, Applicants acknowledge with appreciation the Examiner's allowance of claims 1-14, 31-55 and 60-83. It should be noted, however, that claims 1-14 and 31 had been previously withdrawn from consideration. Further, these claims were not amended to include the feature "wherein the pair of sidewalls do not overlap the pair of second impurity regions and third impurity regions" nor do these claims recite that "the pair of side walls overlap only the pair of first impurity regions." As a result, Applicants wish to make clear on the record that claims 1-14 and 31 do not expressly recite the feature noted by the Examiner in the Statement of Reasons for Allowance.

Respectfully submitted,

By:

  
Jeffrey L. Costellia  
Registration No. 35,483

NIXON PEABODY LLP  
Suite 900  
401 9<sup>th</sup> Street, N.W.  
Washington, DC 20004-2128  
Telephone: (202) 585-8000

10074368.1